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Abstract The first Thin Film Transistor (TFT)
CMOS process for RIT’s Semiconductor Processing
Center utilizing SIMOX wafers was developed. A
standard 9 mask-set P-well CMOS process flow
originally designed for bulk silicon was modified to
accommodate the new starting material.
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I. INThODUCTION
Various techniques have been introduced to silicon
MOSFET processing to improve the inthnsic problems
with bulk silicon devices. One method that is gaining
popularity is Silicon-on-Insulator (SOT). Of this genre,
two viable processes show promising results1, SIMOX
(Separation by Implanted Oxygen) and Bonded and
Etched-Back (B-B). Advantages of using these SOT
substrates over bulk silicon are process simplification,
improved performance and tighter packing densities.
Development began with modification of the RIT P
well, Rev 3 process. Changes made are as follows:
1.
2.
3.
4.

5.
6.

Using first level mask with well removed
solved alignment issue.
P- thin film silicon processing was substituted
for diffused well.
Isolation process involved RIB etch of
standard field region to define active mesas.
Redesign of the implant, diffusion, poly, and
gate oxide processes for integration with thin
silicon layer.
Application of current contact and Al metal
process.
Standard RIT transistor, Van der Pauw, and
test procedures.
II. PROCESS DESIGN

Previous work done at RIT on SOT substrates2 as well
as thin film polysilicon device design provided the
necessary starting points for the ITT design.
Polysilicon RIB etches were used to etch the top silicon
layer during alignment and “mesa” steps. Conditions
were 75 watts RF power at a pressure of 75 mT, SF6/O2
flow rates of 30:5 sccm. Alignment mask was modified
to remove the well openings and expose just the
aligmnent vermers and the stepper alignment cross.
Resist strip was performed in 02 plasma for 20 mm at
300W/ltorr or in case of misaligmnent of the stepper,

an acetone strip was used to clean the resist and the
wafer was coated and exposed again.
Gate oxide was done using a standard 5Omn recipe of
dry 02 at 1000C with nitrogen flowing during the ramp
cycle. Wafers were pushed in at 800C. Polysilicon
deposition using CVD and spin-on-glass diffusion
doping was used for the gate electrode. The same RIB
as for the alignment level was used to etch the poly.
Source and drain implants were done through the
exposed gate oxide. Energy was chosen based on
placing the projected range lOOnm into the thin film
silicon. The implant dose was lxlO’5 atoms/cm3 with
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the energy being 135 KeV and 60 KeV ior the P+ and
N+ respectively.
Table 1: Full process flow for RIT SIMOX CMOS

LTO deposition was performed at 400C using silane
and oxygen. Wafer to wafer variation was vety high, as
much as SOnm due to the fact that a 3” tube was being
used for 4” wafers. Al/Cu/Si was sputter deposited and
sintered with H2/N2 forming gas
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III. DEVICE FABRICATION
Fabrication began with the as received wafers. Starting
material for these devices was a 365nm buried oxide
layer with 200nm of silicon on top. Aligmnent and
isolation PIE steps define the alignment key and active
device. A 5Onm gate oxide and 600nm N+ poly
electrode form the gate of both transistors. Low energy
D/S implants result in placement of the implant peak
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Figure 3: Transistor plot for n-MOSFET device showing “nil” effect
of gate electrode.

V. RECOMMENDATIONS
Figure 1: Cross section of RIT SIMOX CMOS design

lOOnm into the silicon. Subsequent diffusion spreads
the dopant distribution and activates the implanted
species. 600nm of LTO was patterned for contact and
Al/Cu/Si was sputter deposited. Final step is to sinter
the Al/Si interface at 450C for improved contact
resistance.
IV. RESULTS/CONCLUSIONS
The transistor tests performed on the final device
wafers exhibited no field effect from the gate.
Investigation further revealed that the source, drain and
gate were all shorted together. The best explanation for
this is an incomplete gate electrode etch. Figure 2
shows the polysilicon shunt that resulted from this
processing error. Care was taken during etch. After
RIE, the wafers were inspected and determined to have
cleared to the underlying gate oxide. Due to the nature
of the SOl structure, color banding from the previous
RIE etched made human optical endpoint detection
inaccurate.
The formation of this polysilicon shunt would function
as a resistor from source to drain. The measured
current as a function of the drain voltage increases as
shown in Figure 3. All transistors exhibited this
behavior, regardless of the L/W ratio. NMOS and
pMOS devices from 6/32 to 32/32 were tested and
revealed the same trend.

Almost certainly, this process must be run again.
Attention to detail is very important in all areas, but
several warrant special attention. One of those is the
plasma etch processes. Endpoint detection and/or etch
rate monitors with identical stacks to the device wafers
will eliminate any possible etch problems.
This
includes the initial single crystal silicon etches as well
as the polysilicon etch. A complete optimization of the
RIE etch process is not unwarranted.
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Figure 2: Cross section showing the polysilicon
shunt that resulted in incompleter etch

